First things first – Timing graph
Published: Mon, 02/22/16
This is like the ‘Batman’ of static timing analysis. We have heard stories about it but never seen it. The reasons, this comes more from an algorithm…
Join our mailing list to stay updated on the latest and most advanced VLSI & RISC-V programs. Dive into cutting-edge courses, gain hands-on experience, and transform your career with industry-leading expertise. Stay ahead in the tech world and be part of a community that's driving innovation and excellence in VLSI & RISC-V!
Published: Mon, 02/22/16
This is like the ‘Batman’ of static timing analysis. We have heard stories about it but never seen it. The reasons, this comes more from an algorithm…
Published: Fri, 02/05/16
I am glad to announce that the long awaited course on Static Timing Analysis has been (pre)launched on Udemy with 6 lecture videos and so this is the…
Published: Mon, 01/25/16
Let me start with a quote“Competition is always a good thing. It forces us to do our best. A monopoly renders people complacent and satisfied with…
Published: Sat, 01/16/16
Japanese stood to be the world leaders during 1980-1990 regime in semiconductor manufacturing [2]. During my research, I found that Japanese…
Published: Sat, 01/02/16
Till now, I have written multiple blogs, but got this huge response of how great it would be to have all of them in form of power point presentations.
Published: Tue, 12/22/15
Hi Can you remember the last time you viewed an online course that blew your mind?I’m talking about a course that completely shifts your way of…
Published: Tue, 12/15/15
- In my last post, I was very happy about the robustness of CMOS logic. And here's more reason to be happy to discover what defines a buffer/inverter…
Published: Fri, 12/04/15
Hi So, now since I have 5 courses on plate, it becomes really important to understand in what order to go about these courses. Well, the answer lies…
Published: Wed, 12/02/15
Hi It takes me immense pleasure to announce our first winner 'Xinfei Guo' who has taken up the challenge and successfully completed Stage I.
Published: Mon, 11/16/15
And, theoretically, I mean it…. OR at least I am on right trackSo, last night, I recorded my last video on Circuit design and SPICE simulations, which…