[Last 12 hrs] - STA workshop registration
Published: Mon, 01/31/22
Hi This is a gentle reminder that 5-day STA workshop registration closes in ne t 12hrs. Here's the link which has curriculum and registration details…
VLSI System Design
Join our mailing list to stay updated on the latest and most advanced VLSI & RISC-V programs. Dive into cutting-edge courses, gain hands-on experience, and transform your career with industry-leading expertise. Stay ahead in the tech world and be part of a community that's driving innovation and excellence in VLSI & RISC-V!
Last 1 day for HDP and Last 3 days for STA
Published: Fri, 01/28/22
Hi This is a gentle reminder that VSD-HDP registrations closes in 1-day. All projects related to Physical Design, Analog Design, RISC-V, EDA,…
2 unique programs catering to next-generation VLSI recruits
Published: Mon, 01/24/22
Program 1 – VSD-HDP (10-weeks from Jan 29 onwards) Link to register - ONFI Compliant NAND flash controller (Project code : ONFI) Hi What is a NAND…
Upcoming Sign-off STA 5-day workshop and its benefits
Published: Sat, 01/22/22
Hi Answers to general FAQs about the upcoming Sign-off STA 5-day workshop and its benefits - Its for a different set of students and professionals,…
Want to own ADC IP? Enroll to this weekend HDP cohort
Published: Fri, 01/21/22
Hi Every semiconductor engineer has a dream to own at least one IP. Here's a unique chance to get hands-on one fully opensource ADC IP using sky130,…
Tapeout Program completes with STA workshop after 11 years
Published: Mon, 01/17/22
Hi It takes time to build anything great. We did run into obstacles, but quality of perseverance overcomes almost everything Building content for the…
1-day left for next design verification hdp cohort
Published: Fri, 01/14/22
Hi This is a gentle reminder regarding Jan 16 VSD-HDP cohort on design verification. This is one of its kind "project based trainings", where you…
QnA - RISC-V vector core Verilator Verification HDP
Published: Wed, 01/12/22
Hi After previous detailed blog about Verilator based Verification HDP for RISC-V vector core, there were many questions which come up and most…
VSD-HDP : Verilator Verification Environment for RISC-V vector accelerator
Published: Mon, 01/10/22
Hi Now this is how VSD wants to approach design verification - Something new, something e citing, something never done before - Probably, if you are…
Stats for VSD2021
Published: Thu, 01/06/22
Hi Finally, here are the stats for VSD2021 Thank You Everyone who were directly or indirectly involved in helping VSD. If you are reading this and…