Day1 Lectures
1. STA Definition
2. Timing Paths
3. Timing path elements
4. Setup & Hold Checks
5. Slack Calculation
6. SDC Overview
7. Clocks
8. Generated Clocks
9. Boundary Constraints
|
Day1 Labs
· OpenTimer Introduction
· Understanding basics of OpenTimer
· Inputs to OpenTimer
· Constraints creation
· OpenTimer Run script
|
Day2 Lectures
1. Other timing checks
2. Design Rule Checks
3. Latch Timing
4. STA Text Report
|
Day2 Labs
· Liberty Files and Understanding Lib Parsing
· Understanding SPEF file and SPEF parsing
· Understanding OpenTimer tool messages
· Understanding timing reports and timing graphs
|
Day3 Lectures
1. Multiple Clocks
2. Timing arcs and Timing Sense
3. Cell Delays and Clock Network
4. Setup and Hold Detailed
5. STA Text Report
|
Day3 Labs
· Understanding full reg to reg STA analysis
· Understanding Slack computation
· Understanding and reviewing setup check report
|
Day4 Lectures
1. Crosstalk and Noise
2. Operating modes and other variations
3. Clock Gating Checks
4. Checks on Async Pins
|
Day4 Labs
· Understanding clock gating check
· Understanding Async pin checks
|
Day5 Lectures
1. Clock groups
2. Clock properties
3. Timing exceptions
4. Multiple modes
|
Day5 Labs
· Revisit slack computation
· Understand CRPR
· ECO insertion
|