Here is the second part of every course for you….
Published: Thu, 07/12/18
Hi I believe you have enrolled for first part of my online courses, and now, here’s the second part of each of them. First part and the learning curve…
VLSI System Design
Join our mailing list to stay updated on the latest and most advanced VLSI & RISC-V programs. Dive into cutting-edge courses, gain hands-on experience, and transform your career with industry-leading expertise. Stay ahead in the tech world and be part of a community that's driving innovation and excellence in VLSI & RISC-V!
My talk @RISC-V workshop at IIT Madras, Chennai
Published: Mon, 07/09/18
Hi As you might be knowing by now, I am an invited speaker at RISC-V workshop happening at IIT Madras, Chennai, I thought of sending below…
Inception of "bias" in IEEE754 floating point standard
Published: Mon, 07/09/18
Hi We all must have read blogs and watched videos about how to convert a decimal floating-point number to its binary form. We must have seen standard…
Chennai, we are coming to you for next RISC-V workshop…
Published: Sat, 07/07/18
Hi So glad and happy to let you know that we will be presenting in RISC-V workshop at IIT Madras, India, on July 19, 2018 at 2pm (organized by RISC-V…
90% off on all webinars and courses [last 4 hours] - next blog on RISC-V workshop
Published: Fri, 07/06/18
LAST 4 HOURS to get 90% discount on all my courses (The ne t discount cycle might be very late as currently preparing for RISC-V workshop happening in…
90% off on all webinars and courses [last 12 hours]
Published: Fri, 07/06/18
Hi As per repeated requests from you and others, I have decided to open a 12-hour window for you to grab each of my course and webinar at 90%…
An overview of Design Automation Conference (DAC) 2018
Published: Tue, 07/03/18
Hi “No matter what people tell you, words and ideas can change the world” – Robin WilliamsThat’s e actly what happened in DAC2018 at Moscone Center,…
Really apologize for delay in discounts…
Published: Sat, 06/30/18
Hi I guess you have requested a couple of times in last week for coupons, and I really apologize as I was not able to release sufficient coupons as…
Symposium IV – Place and route of digital IC’s for best PPA
Published: Sun, 06/24/18
Hi This blog is regarding abstract submission for VSDOpen2018, which is the first online conference in VLSI, that covers all aspects of semiconductor…
Symposium VI – Standard cell layout/characterization
Published: Fri, 06/22/18
Hi This blog is regarding abstract submission for VSDOpen2018, which is the first online conference in VLSI, that covers all aspects of semiconductor…