VLSI System Design

Join our mailing list to stay updated on the latest and most advanced VLSI & RISC-V programs. Dive into cutting-edge courses, gain hands-on experience, and transform your career with industry-leading expertise. Stay ahead in the tech world and be part of a community that's driving innovation and excellence in VLSI & RISC-V!

This message really made our day !!

Published: Thu, 04/30/15

Hey We are really happy to see people getting benefited from our courses. Hope it helps you too !! Let us know if you need hand-holding. We will be…

Regular buffer v/s Clock buffer - Part 3

Published: Sun, 04/26/15

Hey After my last post on "Regular buffer v/s Clock buffer - Part 2", I received several mails on having a video of the post. To me, it looks like a…

Regular buffer v/s Clock buffer - Part 2

Published: Fri, 04/24/15

Hey I feel lucky and blessed, after my last post on "Regular buffer v/s Clock buffer - Part 1", as I received couple of emails, mentioning, this topic…

Regular buffer v/s Clock buffer - Part 1

Published: Tue, 04/21/15

Hi Everyone, who's been a part of physical design or STA, must have definitely gone through this. When I thought about it, like 5 years back, as a…

SPEF Format - Part 3

Published: Wed, 04/15/15

Hey I realized last night, that I was celebrating my work anniversary. Thanks Linkedin for reminding me that :). And, thought, let's celebrate this…

SPEF Format - Part 2

Published: Sat, 04/11/15

Hi Hope you liked my previous post on "SPEF Format", and, there had been 4 days since my last post, so I believe the previous one is well absorbed.

SPEF Format - Part 1

Published: Mon, 04/06/15

Hey So, this has been due for long time. May be because of tight tape out deadlines, this very important piece of Physical Design flow just got…

<< First < Previous Next >