VLSI System Design

Join our mailing list to stay updated on the latest and most advanced VLSI & RISC-V programs. Dive into cutting-edge courses, gain hands-on experience, and transform your career with industry-leading expertise. Stay ahead in the tech world and be part of a community that's driving innovation and excellence in VLSI & RISC-V!

Latch timing - Beg, borrow or steal !!

Published: Thu, 01/12/17

Sounds crude … This is how it functions. Well, in my opinion, it’s not as crude as it sounds, but a very smart way to achieve high performance in some…

Clock gating analysis - why, what, how?

Published: Tue, 12/20/16

Hi Now let me first be very clear – This blog is for freshers in static timing analysis domain. This topic had been very confusing even to me few…

The curious case of 'interface analysis'!!

Published: Wed, 12/14/16

This is an important part of static timing analysis, which is also discussed in detail in my newly pre-launched follow-up course. Below is the…

<< First < Previous Next >