EDA, RISC-V, Physical Design, RTL2GDS - All here
Published: Tue, 09/22/20
Hey There, One image which summarizes VSDOpen2020 tutorials - Amazing instructors from all over the world to teach you about open-source EDA, RISC-V…
Join our mailing list to stay updated on the latest and most advanced VLSI & RISC-V programs. Dive into cutting-edge courses, gain hands-on experience, and transform your career with industry-leading expertise. Stay ahead in the tech world and be part of a community that's driving innovation and excellence in VLSI & RISC-V!
Published: Tue, 09/22/20
Hey There, One image which summarizes VSDOpen2020 tutorials - Amazing instructors from all over the world to teach you about open-source EDA, RISC-V…
Published: Sun, 09/20/20
Cloud based Workshop on VSD-IAT Hey There, Many of you had requested direct link for VSDOpen2020 Tutorial registration for all 3. So here it is:…
Published: Thu, 09/17/20
Hi I am happy to announce the contents of VSDOpen2020 tutorial session, starting with Tutorial 1. The tutorial sessions are a part of your personal…
Published: Wed, 09/16/20
Hi Surprised? Welcome to ne t gen VSDOpen2020 tutorials. This time, we want you to try before your buy for VSD high intensity workshops. Now you can…
Published: Mon, 09/14/20
Hi We are really e cited and happy to announce that this time we are collaborating with The ESD Alliance, a SEMI Technology Community, and the SEMI…
Published: Wed, 09/09/20
Partially and Unknowingly e ecuted by VSD Interns!! Hi After yesterday’s VSD internship felicitation program, someone pointed out India’s National…
Published: Tue, 09/08/20
Hi 30,000+ and still counting (see above image)- These are number of people who are e ploring or e plored open-source VLSI EDA for learning before and…
Published: Mon, 09/07/20
Hi Can you ever imagine about a student from a remote village having 2kbps internet speed, building an On-Chip PLL IP that provides 8 of reference…
Published: Sat, 09/05/20
Hi It's Saturday and we have our 7th mile-stone in field of open-source analog IP design - 10-bit DAC using OSU180nm. If you observe his GitHub link,…
Published: Thu, 09/03/20
With (efabless open-lane EDA + Google/Sky130 open-process) *Above image was made in 2017 and still holds so true Hi This time, its for VLSI freshers…