The Big Question !!!
Published: Sat, 06/27/15
Hi "The best scientists and e plorers have the attributes of kids! They ask question and have a sense of wonder. They have curiosity. 'Who, what,…
VLSI System Design
Join our mailing list to stay updated on the latest and most advanced VLSI & RISC-V programs. Dive into cutting-edge courses, gain hands-on experience, and transform your career with industry-leading expertise. Stay ahead in the tech world and be part of a community that's driving innovation and excellence in VLSI & RISC-V!
A whole new world - SPICE
Published: Mon, 06/22/15
Hi This was e actly the feeling when I was told to do SPICE .... but you know what, after practically applying the concepts on real design, I felt, it…
If I can't increase your problem solving skills by at least 90%, I will issue a full refund.
Published: Tue, 06/16/15
Hi By now, have you realized, how difficult it is to cover a physical design course, without strong basics on Clock tree and signal integrity? If yes,…
Signal integrity (SI-glitch) - Part 3
Published: Mon, 06/15/15
Hi Hope you had a great weekend! I didn't had one, as was busy preparing high quality videos on Circuit design and SPICE simulations, which will be my…
Signal integrity (SI-glitch) - Part 2
Published: Mon, 06/08/15
Hi First of all, I would like to 'Thank You' all for the messages/doubts that you have sent me over linkedin, vsd@vlsisystemdesign.com, facebook, etc.
***Promotional Announcement***
Published: Fri, 06/05/15
Hi Learn "Clock Tree Synthesis and Signal Integrity" without any tools OR Your Money Back"I ain't one of those who believe that a half knowledge of a…
Signal integrity (SI-glitch) - Part 1
Published: Wed, 06/03/15
Hi Let me start this with a 30 sec video Well .... That's glitch ... Plain and simple !!! :)Ahhh.... It's a pain ... right !! I can tell you e actly,…
Common clock path pessimism removal (CPPR) - Part 4
Published: Wed, 05/27/15
Hello And you thought we are done with CPPR... No ... not yet ... We haven't done the "Hold" analysis yet. Its simple, but its tricky. Why its simple?…
#1 Highest Reviewed VLSI Course on Udemy
Published: Sun, 05/24/15
Hey The #1 Highest Reviewed VLSI Course on Udemy Period! Seen the rest? Come join the best and see why hundreds of students have reported their first…
Common clock path pessimism removal (CPPR) - Part 3
Published: Fri, 05/22/15
Hello It's been 5 days since my last post (and that was intentional). I wanted to go slow on this topic, as this is an important and critical one for…