VLSI System Design

Join our mailing list to stay updated on the latest and most advanced VLSI & RISC-V programs. Dive into cutting-edge courses, gain hands-on experience, and transform your career with industry-leading expertise. Stay ahead in the tech world and be part of a community that's driving innovation and excellence in VLSI & RISC-V!

Report QOR (Quality Of Results)

Published: Wed, 10/11/17

Interesting and demanding!!!Hi Once you have your design synthesized or placed/routed or clock tree synthesized, at every step, the one thing which…

read_sdc - clock constraints

Published: Mon, 10/09/17

Hi read_sdc is been considered as a very critical command in EDA world, as this is the command which defines your specifications, and if not written…

Placement Season is nearing..Are you Ready?

Published: Fri, 10/06/17

Hi With placement season nearing, I would like to share my VLSI hand-drawn notes from IIT Bombay. They proved to be very helpful 7 years back, when…

<< First < Previous Next >