VLSI System Design

Join our mailing list to stay updated on the latest and most advanced VLSI & RISC-V programs. Dive into cutting-edge courses, gain hands-on experience, and transform your career with industry-leading expertise. Stay ahead in the tech world and be part of a community that's driving innovation and excellence in VLSI & RISC-V!

Jitter analysis using eye diagram – Part 1

Published: Mon, 03/21/16

For those who have been in sync with my course on Static timing analysis, will already know this topic very well. For those who haven’t, donot worry.

First things first - Timing Graph - Part 2

Published: Tue, 03/08/16

Now that we know what a timing graph is, let me unveil actual arrival time (AAT), required arrival time (RAT) and slack. We have seen these terms in a…

First things first – Timing graph

Published: Mon, 02/22/16

This is like the ‘Batman’ of static timing analysis. We have heard stories about it but never seen it. The reasons, this comes more from an algorithm…

Inception of "Intel Inside"

Published: Mon, 01/25/16

Let me start with a quote“Competition is always a good thing. It forces us to do our best. A monopoly renders people complacent and satisfied with…

<< First < Previous Next >