Hi
Gentle Reminder
Title - RISC-V based MYTH (Microprocessors for you in Thirty Hours)
Registration link : https://www.vlsisystemdesign.com/riscv-based-myth/
Date and Timings - December 2, 00:00hrs IST to December 6, 11:59pm IST
No. of days - 5-days
Workshop Platform - Cloud based Makerchip and VSD-IAT (VSD Intelligent Assessment Technology)
Description - Had you ever dreamt of building your own microprocessor from scratch? Have you studied digital logic design as a part of your engineering curriculum and wondered where are you going to use them? Have you ever wondered where you are actually applying your 4/5 years of engineering knowledge? Have you heard the word RISC-V and wondered what it exactly is? If it's a 'yes' for anyone of the above queries, this is the perfect workshop for you. There is a lot of confusion
about what RISC-V exactly is. There are a lot of myths around RISC-V. This workshop uses transaction level - Verilog and Makerchip platform to build your own 3-stage pipelined CPU from scratch
|
|
|