It will show up delays for min, max, typ: Aren’t these the corners that you see in an STA analysis? Yes, they are.
Isn’t that a simpler way to run and view characteristics of any IP or standard cell? Well, that’s was just a demo of the powerful efabless platform. Do you want to know more about this powerful yet simple platform? Do you want to build complete SoC using this platform? We did an entire webinar on this,
and here’s the copy of it. Get it at $9.99 for next 12 hours and explore/innovate with efabless platform
https://www.udemy.com/vsd-making-the-raven-chip-how-to-design-a-risc-v-soc/?couponCode=EXPLORE_EFABLESS
“The future belongs to the curious. The ones who are not afraid to try it, explore it, poke at it, question it and turn it inside out”